A device based on current-induced spin-orbit torque (SOT) that functions as an electronic neuron is proposed in this work. The SOT device implements an artificial neuron's thresholding (transfer) function. In the first step of a two-step switching scheme, a charge current places the magnetization of a nano-magnet along the hard-axis i.e. an unstable point for the magnet. In the second step, the SOT device (neuron) receives a current (from the synapses) which moves the magnetization from the unstable point to one of the two stable states. The polarity of the synaptic current encodes the excitatory and inhibitory nature of the neuron input, and determines the final orientation of the magnetization. A resistive crossbar array, functioning as synapses, generates a bipolar current that is a weighted sum of the inputs. The simulation of a two layer feed-forward Artificial Neural Network (ANN) based on the SOT electronic neuron shows that it consumes ~3X lower power than a 45nm digital CMOS implementation, while reaching ~80% accuracy in the classification of one hundred images of handwritten digits from the MNIST dataset.
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Artificial neural networks (ANNs) attempt to replicate the remarkable efficiency of the biological brain for performing cognitive tasks such as learning, pattern recognition and classification [1] [2] . At the heart of any ANN is an artificial neuron whose transfer function mimics that of a biological neuron.
One of the most widely used models of an artificial neuron with an output ( ) and a transfer function ( ) can be written as (∑ ) where, is an input to the neuron, is its corresponding synaptic weight, and is a constant bias term. Thus the two main computational units of the artificial neuron are weighted summation of inputs followed by a thresholding operation. Traditionally, ANNs have been implemented in software running on a Von-Neumann type general-purpose computer [3] .
The implementation of large scale ANNs on general purpose computers requires significant computational capability and consumes energy that is orders of magnitude larger than its biological counterpart [3] . The recent developments in the field of neuromorphic computation attempt to bridge this gap by emulating artificial neurons using custom analog/digital CMOS circuits [4] [5] . However, the emulation of artificial neurons using CMOS circuits remains highly inefficient in terms of energy consumption and silicon area [6] . The inefficiency in CMOS based ANNs arises due to the significant mismatch between the functionality of a biological neuron and the CMOS devices which are better suited for Boolean logic. [6] [7] which showed significant energy improvements compared to the CMOS implementation of an ANN. In addition to spin domain neural hardware, memristive [8] [9] [10] and oxide-based resistive switching devices [11] have also shown promising results for the implementation of synaptic functionality.
Recently, the use of current-induced spin-orbit torque (SOT) has attracted significant attention due to its capability in achieving a spin injection efficiency >1 [14] [15] [16] [17] [18] [19] [20] [21] . This spin-orbit torque occurs in a ferromagnet/heavy metal (FM/HM) bilayer structure in which the flow of charge current through a heavy metal results in an efficient control of a thin nano-magnet placed on top. Although the origin of the spin-orbit torque is still being debated, the potential benefit of using SOT has been repeatedly confirmed by several experiments [17, 18, 19, 24] .
In this work, we propose a device based on current-induced SOT that functions as the thresholding unit of an electronic neuron. In the first step of a two-step switching scheme, a charge current through HM places the magnetization of a nano-magnet along the hard-axis i.e. an unstable point for the magnet. In the second step, the device receives a current (from the electronic synapse) which moves the magnetization from the unstable point to one of the two stable states. The polarity of the net synaptic current determines the final orientation of the magnetization. A resistive crossbar array, as discussed later in the paper, functions as the synapse generating a bipolar current that is a weighted sum of the inputs. In the HM layer, when spin Hall effect (SHE) [14, 18, 19] is the dominant underlying physical mechanism in play, a flow of charge current through the HM generates pure spin current in the direction transverse to the charge current due to preferential scattering of different spins to different directions. This pure spin current is then used to control the FL on top, via spin-transfer torque effect [12, 13] . The proposed thresholding device utilizes a two-step switching scheme in order to a) minimize the required current from the electronic synapse, and b) utilize SHE for an energy efficient thresholding operation. Two-step switching schemes have been utilized previously in magnetic quantum-dot cellular automata (MQCA) [22] , All-Spin Logic (ASL) [26] , and SHE-assisted-memory bit-cell [29] . As illustrated in Fig. 1(b) , for the first step, a charge current (I Clock ) is supplied through the HM (between terminals B and C) which generates a torque to align the FL magnetization in ±y direction. In other words, I Clock aligns the FL magnetization along the hard-axis of the magnet i.e. the unstable point in the energy landscape (labeled as MS in Fig. 2 ). Let us define this switching stage as "hard-axis switching". Subsequently in the second step, the electronic synapses drive a charge current (I write ) between terminals A and C, as illustrated in Fig. 1(b) . The net synaptic current (I write ) flowing through the MTJ exerts a torque on the magnetization which will align the magnet to either one of the easy axis direction along (±z). This step is referred to as "easy-axis switching". The direction of torque generated by I write depends on the polarity of the net synaptic current. If the synaptic current is a positive value, the sign of torque is such that the FL's magnetization becomes anti-parallel (AP) to that of the PL. On the other hand, a negative synaptic current places the FL's magnetization parallel (P) to that of PL. The P and AP states of the MTJ correspond to the low and high (binary) outputs of the neuron. The proposed thresholding device is functionally similar to a biological neuron 'firing' a pulse when the synaptic signal exceeds a certain threshold.
 is a material-dependent spin Hall angle, and σ is the polarization of the spin current. Magnetization dynamics of the FL are obtained by solving LandauLifshitz-Gilbert equation with additional term to account for the torque due to transverse spin current
wherem is the unit vector of free layer magnetization, To determine the appropriate magnitude of clock and write currents for the proposed device, the switching phase diagram for a range of clock and write currents is constructed as shown in Fig.3 . For each set of clock and write currents, ~100,000 stochastic LLG simulations were carried out to obtain the statistics of switching. For simplicity, the rise and fall times of the pulses were set to zero and the pulse width for clock and write currents are set to 2ns and 1ns respectively. As it can be observed from the figure, when clock current is large enough, the amount of write current needed to achieve successful switching is on the order of few µA, just enough to overcome thermal fluctuations and tilt the magnet in the desired direction. Thus the proposed device facilitates fast and energy-efficient threshold operation by utilizing Spin-Hall effect for "hard-axis switching" and minimal synaptic current for deterministic "easy-axis switching". Each column of the RCN is connected to the spin neuron which receives the resultant synaptic current from the RCN. Considering the conductance in the path of the net synaptic current while flowing through the spin-neuron to be , the charge current received by the j-th neuron is given by,
Therefore, the charge current is proportional to the weighted summation of the inputs ( ) and the synaptic weights ( ). The sign of the charge current determines the direction of the resultant spin current and hence the final state of the nano-magnet in the SOT-based neuron.
Interlayer communication is performed using the read circuit shown in Fig. 6 . A reference MTJ in the AP state is utilized to form a resistive divider network which drives the inverter. For a positive charge current input to the neuron, the MTJ in SOT-based neuron is switched to the AP state. Thus the output voltage after the inverter stage switches to V DD which drives the gates of the two input pass transistors of the RCN in the succeeding stage. For this work, the neural network was designed to recognize the first 4 digits from the MNIST dataset [31] . The images were downscaled to size 8 X 8 and 100 images were utilized for evaluating the performance of the network. The network consisted of 25 hidden layer neurons and 4 output layer neurons. The weights and biases obtained from offline training of the network were mapped to conductance values of a resistive crossbar network. Input currents obtained from SPICE simulations of the RCN were then used to solve stochastic magnetization dynamics for the SOT based neuron.
For the first stage of the switching process, a charge current of ~85 µA (from Fig. 3 ) was used to orient the nano-magnet in the hard-axis position within a duration of 2ns, resulting in a power consumption of ~7.22µW per neuron. The fast and energy efficient "hard-axis switching" is mainly attributed to a spin injection efficiency of 4.71 resulting from SOT. In the next step, the net synaptic charge current from the RCN drives the magnet to one of its stable magnetization states. The operating supply voltages of the RCN were limited by the minimum current required to deterministically switch the spin neuron in the appropriate direction (Fig. 3) . For this work, the supply voltages were maintained at ±1 V and the network accuracy was determined by running 100 stochastic simulations of the network for each input image from the total set of 100 images of the dataset. This was performed utilizing the switching probability curve obtained from Fig.3 to capture the effect of the magnet's non-deterministic switching on the accuracy of the network. The accuracy of the network over the set of 10,000 simulation runs was ~80%. Simulation of the read circuit for the neuron state was performed using the NEGF based transport simulation framework proposed in [30] . The average power consumption per neuron obtained from SPICE simulations of the neural network was ~351.94µW. In order to perform an iso-throughput comparison with digital CMOS technology, a neural network hardware was synthesized using a standard cell library in 45nm commercial CMOS technology. A 5-bit precision was used for the inputs and weights and each neuron was pipelined after every stage of multiplication and addition. The average power consumption per neuron was ~1.06mW.
To summarize, the letter proposes a SOT-based device model for the design of an energy efficient artificial neuron. System level simulations of the electronic neuron with programmable resistive synapses suggest a possibility of ~3X improvement in power consumption compared to 45 nm CMOS technology.
